


**INFORMATION DISCLOSURE
STATEMENT BY APPLICANTS
PTO-1449**



Attorney Docket No.
2885/56

Serial No.
10/009,649

Applicant(s)
Vorbach et al.

Filing Date
May 29, 2002

Group Art Unit
2192

U.S. PATENT DOCUMENTS

EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
	RE37,195	May 29, 2001	Kean			
	4,667,190	May 1987	Fant et al.			
	4,884,231	November 1980	Mor et al.			
	5,010,401	April 1991	Murakami et al.			
	5,034,914	July 1991	Osterlund			
	5,041,924	August 1991	Blackborow et al.			
	5,099,447	March 1992	Myszewski			
	5,237,686	August 1993	Asano et al.			
	5,343,406	Aug 30, 1994	Freeman et al.			
	5,550,782	Aug 27, 1996	Cliff et al.			
	5,625,836	Apr 29, 1997	Barker et al.			
	5,646,544	Jul 8, 1997	Iadanza			
	5,646,545	Jul 8, 1997	Trimberger et al.			
	5,737,565	April 1998	Mayfield			
	5,754,459	May 19, 1998	Telikepalli			
	5,781,756	Jul 14, 1998	Hung			
	5,781,756	Jul 14, 1998	Hung			
	5,815,715	September 1998	Kayhan			
	5,831,448	Nov 3, 1998	Kean			
	5,844,422	December 1, 1998	Trimberger et al.			
	5,870,620	Feb 9, 1999	Kadosumi et al.			
	5,889,533	Mar 30, 1999	Lee			
	5,933,023	Aug 3, 1999	Young			
	5,966,143	Oct 12, 1999	Breternitz, Jr.			
	5,999,990	December 1999	Sharrit et al.			
	6,020,760	February 1, 2000	Sample et al.			
	6,044,030	Mar 28, 2000	Zheng et al.			
	6,084,429	July 2000	Trimberger			
	6,137,307	October 2000	Iwanczuk et al.			
	6,154,048	November 2000	Iwanczuk et al.			
	6,154,049	Nov 28, 2000	New			
	6,157,214	December 5, 2000	Marshall			
	6,185,731	February 2001	Maeda et al.			
	6,201,406	March 2001	Iwanczuk et al.			
	6,204,687	March 2001	Schultz et al.			
	6,215,326	April 10, 2001	Jefferson et al.			
	6,252,792	June 26, 2001	Marshall et al.			
	6,262,908	July 17, 2001	Marshall et al.			

INFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449	Attorney Docket No. 2885/56	Serial No. 10/009,649
	Applicant(s) Vorbach et al.	
	Filing Date May 29, 2002	Group Art Unit 2192

EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
	6,353,841	March 5, 2002	Marshall et al.			
	6,362,650	Mar 26, 2002	New et al.			
	6,374,286	April 2002	Gee			
	6,373,779	Apr 16, 2002	Pang et al.			
	6,381,624	April 2002	Colon-Bonet et al.			
	6,427,156	Jul 30, 2002	Chapman et al.			
	6,430,309	August 2002	Pressman et al.			
	6,434,642	Aug 13, 2002	Camilleri et al.			
	6,487,709	November 2002	Keller et al.			
	6,523,107	February 18, 2003	Stansfield et al.			
	6,539,415	March 25, 2003	Mercs			
	6,542,394	April 1, 2003	Marshall et al.			
	6,553,395	April 22, 2003	Marshall et al.			
	6,567,834	May 20, 2003	Marshall et al.			
	6,631,487	October 2003	Abramovici et al.			
	6,658,564	December 2003	Smith et al.			
	6,754,805	June 2004	Yujen Juan			
	6,820,188	November 16, 2004	Stansfield et al.			
	6,829,697	December 2004	Davis et al.			
	6,847,370	January 2005	Baldwin et al.			
	6,874,108	March 2005	Abramovici et al.			
	6,977,649	December 2005	Baldwin et al.			
	7,000,161	February 2006	Allen et al.			
	7,038,952	May 2, 2006	Zack et al.			
	7,210,129	April 2007	May et al.			
	7,249,351	July 2007	Songer et al.			
	7,340,596	March 2008	Crosland et al.			
	7,350,178	March 2008	Crosland et al.			
	2001/001860	May 2001	Bieu			
	2003/062922	Apr 3, 2003	Douglass et al.			
	2005/066213	March 2005	Vorbach et al.			
	2005/0144210	Jun 30, 2005	Simkins et al.			
	2005/0144212	Jun 30, 2005	Simkins et al.			
	2005/0144215	Jun 30, 2005	Simkins et al.			
	2006/0130096	Oct 12, 2006	Thendean et al.			
	2006/0230094	Oct 12, 2006	Simkins et al.			

INFORMATION DISCLOSURE STATEMENT BY APPLICANTS

PTO-1449



Attorney Docket No.
2885/56

Serial No.
10/009,649

Applicant(s)
Vorbach et al.

Filing Date
May 29, 2002

Group Art Unit
2192

FOREIGN PATENT DOCUMENTS

EXAMINER'S INITIALS	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
						YES	NO
	1 061 439	December 20, 2000	EPO				
	1 669 885	Jun 14, 2006	EPO			Abstract	
	WO98/010517	March 12, 1998	PCT				
	WO98/035294	August 13, 1998	PCT				
	WO00/049496	August 24, 2000	PCT				
	WO02/050665	June 27, 2002	PCT				
	WO04/053718	June 24, 2004	PCT				
	WO05/045692	May 19, 2005	PCT				
	08069447	March 12, 1996	Japan			Abstract	
	2000-201066	July 18, 2000	Japan			Abstract	
	2001-500682	January 16, 2001	Japan			Abstract	

OTHER DOCUMENTS

EXAMINER'S INITIALS	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
	Abnous et al., "Ultra-Low-Power Domain-Specific Multimedia Processors," U.C. Berkeley, 1996 IEEE, pp. 461-470.
	Albaharna, O.T. et al., "On the Viability of FPGA-Based Integrated Coprocessors," Dept. of Electrical and Electronic Engineering, Imperial College of Science, London, 1999 IEEE, pp. 206-215.
	Altera, "Flex 8000 Programmable Logic Device Family," Altera Corporation product description, January 2003, pp. 1-62.
	Altera, "Flex 10K Embedded Programmable Logic Device Family," Altera Corporation product description, January 2003, pp. 1-128.
	Atmel, 5-K-50K Gates Coprocessor FPGA with Free Ram, Data Sheet, July 2006, 55 pages.
	Atmel, FPGA-based FIR Filter Application Note, September 1999, 10 pages.
	Atmel, "An Introduction to DSP Applications using the AT40K FPGA," FPGA Application Engineering, San Jose, CA, April 2004, 15 pages.
	Atmel, Configurable Logic Design & Application Book, Atmel Corporation, 1995, pp. 2-19 through 2-25.
	Atmel, Field Programmable Gate Array Configuration Guide, AT6000 Series Configuration Data Sheet, September 1999, pp. 1-20.
	Bacon, D. et al., "Compiler Transformations for High-Performance Computing," ACM Computing Surveys, 26(4):325-420 (1994)
	Bakkes, P.J., et al., "Mixing Fixed and Reconfigurable Logic for Array Processing," Dept. of Electrical and Electronic Engineering, University of Stellenbosch, South Africa, 1996 IEEE, pp. 118-125.
	Becker, J. et al., "Architecture, Memory and Interface Technology Integration of an Industrial/Academic Configurable System-on-Chip (CSoc)," IEEE Computer Society Annual Workshop on VLSI (WVLSI 2003), (February 2003)
	Becker, J., "Configurable Systems-on-Chip (CSoc)," (Invited Tutorial), Proc. of 9th Proc. of XV Brazilian Symposium on Integrated Circuit Design (SBCCI 2002), (September 2002)
	Bratt, A., "Motorola field programmable analogue arrays, present hardware and future trends," Motorola Programmable Technology Centre, Gadbrook Business Centre, Northwich, Cheshire, 1998, The Institute of Electrical Engineers, IEE, Savoy Place, London, pp. 1-5.
	Cardoso, J.M.P. et al., "A novel algorithm combining temporal partitioning and sharing of functional units," University of Algarve, Faro, Portugal, 2001 IEEE, pp. 1-10.

INFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449	Attorney Docket No. 2885/56	Serial No. 10/009,649
	Applicant(s) Vorbach et al.	
	Filing Date May 29, 2002	Group Art Unit 2192

EXAMINER'S INITIALS	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
	Clearspeed, CSX Processor Architecture, Whitepaper, PN-1110-0702, 2007, pp. 1-15, www.clearspeed.com .
	Clearspeed, CSX Processor Architecture, Whitepaper, PN-1110-0306, 2006, pp. 1-14, www.clearspeed.com .
	Compton, K. et al., "Configurable Computing: A Survey of Systems and Software," Northwestern University, Dept. of ECE, Technical Report, 1999, (XP-002315148), 39 pages.
	Cronquist, D. et al., 'Architecture Design of Reconfigurable Pipelined Datapaths,' Department of Computer Science and Engineering, University of Washington, Seattle, WA, Proceedings of the 20 th Anniversary Conference on Advanced Research in VLSI, 1999, pp. 1-15.
	DeHon, Andre, "Reconfigurable Architectures for General-Purpose Computing," Massachusetts Institute of Technology, Technical Report ATR-1586, October 1996 (1996-10), XP002445054, Cambridge, MA, pp. 1-353.
	Diniz, P., et al., "A behavioral synthesis estimation interface for configurable computing," University of Southern California, Marina Del Rey, CA, 2001 IEEE, pp. 1-2.
	Ebeling, C. et al., "Mapping Applications to the RaPiD Configurable Architecture," Department of Computer Science and Engineering, University of Washington, Seattle, WA, FPGAs for Custom Computing Machines, 1997. Proceedings., The 5th Annual IEEE Symposium, Publication Date: 16-18 Apr 1997, 10 pages.
	Equator, Pixels to Packets, Enabling Multi-Format High Definition Video, Equator Technologies BSP-15 Product Brief, www.equator.com , 2001, 4 pages.
	Freescall Slide Presentation, An Introduction to Motorola's RCF (Reconfigurable Compute Fabric) Technology, Presented by Frank David, Launched by Freescale Semiconductor, Inc., 2004, 39 pages.
	Genius, D. et al., "A Case for Array Merging in Memory Hierarchies," Proceedings of the 9th International Workshop on Compilers for Parallel Computers, CPC'01 (June 2001), 10 pages.
	Hartenstein, R. et al., "A new FPGA architecture for word-oriented datapaths," Proc. FPL'94, Springer LNCS, September 1994, pp. 144-155.
	Hauck, "The Roles of FPGAs in Reprogrammable Systems," IEEE, April 1998, pp. 615-638.
	Hwang, K., "Computer Architecture and Parallel Processing," Data Flow Computers and VLSI Computations, XP-002418655, 1985 McGraw-Hill, Chapter 10, pp. 732-807.
	Inside DSP, "Ambic Discloses Massively Parallel Architecture," August 23, 2006, HTTP://insidedsp.com/tabid/64/articleType/ArticleView/articleId/155/Default.aspx , 2 pages.
	Intel, Intel MXP5800/MXP5400 Digital Media Processors, Architecture Overview, June 2004, Revision 2.4, pp. 1-24.
	Kaul, M., et al., "An automated temporal partitioning and loop fission approach of FPGA based reconfigurable synthesis of DSP applications," University of Cincinnati, Cincinnati, OH, ACM 1999, pp. 616-622.
	Kean, T.A., "Configurable Logic: A Dynamically Programmable Cellular Architecture and its VLSI Implementation," University of Edinburgh (Dissertation) 1988, pp. 1-286
	Kean, T., et al., "A Fast Constant Coefficient Multiplier for the XC6200," Xilinx, Inc., Lecture Notes in Computer Science, Vol. 1142, Proceedings of the 6 th International Workshop of Field-Programmable Logic, 1996, 7 pages.
	Kim et al., "A Reconfigurable Multifunction Computing Cache Architecture," IEEE Transactions on Very Large Scale Integration (VLSI) Systems Volume 9, Issue 4, Aug 2001 Page(s):509 – 523.
	Knittel, Gunter, "A PCI-compatible FPGA-Coprocessor for 2D/3D Image Processing," University of Turgingen, Germany, 1996 IEEE, pp. 136-145.
	Larsen, S. et al., "Increasing and Detecting Memory Address Congruence," Proceedings of the 2002 IEEE International Conference on Parallel Architectures and Compilation Techniques (PACT02), pp. 1-12 (September 2002).
	Margolus, N., "An FPGA architecture for DRAM-based systolic computations," Boston University Center for Computational Science and MIT Artificial Intelligence Laboratory, IEEE 1997, pp. 2-11.
	Mei, Bingfeng, "A Coarse-Grained Reconfigurable Architecture Template and Its Compilation Techniques," Katholieke Universiteit Leuven, PhD Thesis, January 2005, IMEC vzw, Universitair Micro-Electronica Centrum, Belgium, pp. 1-195 (and Table of Contents).
	Mei, Bingfeng, et al., "Design and Optimization of Dynamically Reconfigurable Embedded Systems," IMEC vzw, 2003, Belgium, 7 pages, http://www.imec.be/reconfigurable/pdf/ICERSA_01_design.pdf .
	Miyamori, T. et al., "REMARC: Reconfigurable Multimedia Array Coprocessor," Computer Systems Laboratory, Stanford University, IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS E SERIES D, 1999; (abstract): Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.261, February 22-25, 1998, Monterey, California, United States, pp. 1-12.

INFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449	Attorney Docket No. 2885/56	Serial No. 10/009,649
	Applicant(s) Vorbach et al.	
	Filing Date May 29, 2002	Group Art Unit 2192

EXAMINER'S INITIALS	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
	Muchnick, S., "Advanced Compiler Design and Implementation" (Morgan Kaufmann 1997), Table of Contents, 11 pages
	Murphy, C., "Virtual Hardware Using Dynamic Reconfigurable Field Programmable Gate Arrays," Engineering Development Centre, Liverpool John Moores University, UK, GERI Annual Research Symposium 2005, 8 pages.
	Nageldinger, U., "Design-Space Exploration for Coarse Grained Reconfigurable Architectures," (Dissertation) Universitaet Kaiserslautern, 2000, Chapter 2, pp. 19-45.
	Olukotun, K., "The Case for a Single-Chip Microprocessor," ACM Sigplan Notices, ACM, Association for Computing Machinery, New York, Vol. 31, No. 9, September 1996 (1996-09-00) pp. 2-11.
	PACT Corporation, "The XPP Communication System," Technical Report 15 (2000), pp. 1-16.
	Parhami, B., "Parallel Counters for Signed Binary Signals," Signals, Systems and Computers, 1989, Twenty-Third Asilomar Conference, Volume 1, pp. 513-516.
	Quenot, G.M., et al., "A Reconfigurable Compute Engine for Real-Time Vision Automata Prototyping," Laboratoire Systeme de Perception, DGA/Etablissement Technique Central de l'Armement, France, 1994 IEEE, pp. 91-100.
	Saleeba, Z.M.G., "A Self-Reconfiguring Computer System," Department of Computer Science, Monash University (Dissertation) 1998, pp. 1-306.
	Schmidt, H. et al., "Behavioral synthesis for FGPA-based computing," Carnegie Mellon University, Pittsburgh, PA, 1994 IEEE, pp. 125-132.
	Singh, H. et al., "MorphoSys: An Integrated Reconfigurable System for Data-Parallel Computation-Intensive Applications," University of California, Irvine, CA. and Federal University of Rio de Janeiro, Brazil, 2000, IEEE Transactions on Computers, pp. 1-35.
	Soni, M., "VLSI Implementation of a Wormhole Run-time Reconfigurable Processor," June 2001, (Masters Thesis) Virginia Polytechnic Institute and State University, 88 pages.
	Sutton et al., "A Multiprocessor DSP System Using PADDI-2," U.C. Berkeley, 1998 ACM, pp. 62-65.
	Tsutsui, A., et al., "YARDS: FPGA/MPU Hybrid Architecture for Telecommunication Data Processing," NTT Optical Network Systems Laboratories, Japan, 1997 ACM, pp. 93-99.
	Vasell et al., "The Function Processor: A Data-Driven Processor Array for Irregular Computations," Chalmers University of Technology, Sweden, pp. 1-21
	Waingold, E., et al., "Baring it all to software: Raw machines," IEEE Computer, September 1997, at 86-93
	Weinhardt, Markus et al., "Memory Access Optimization for Reconfigurable Systems," IEEE Proceedings Computers and Digital Techniques, 48(3) (May 2001) pp. 1-16.
	Wittig, et al., "OneChip: An FPGA Processor with Reconfigurable Logic," IEEE, 1996, pp. 126-135.
	Wolfe, M. et al., "High Performance Compilers for Parallel Computing" (Addison-Wesley 1996) Table of Contents, 11 pages.
	XILINX, "XC6200 Field Programmable Gate Arrays," April 24, 1997, Xilinx product description, pp. 1-73.
	XILINX, "XC3000 Series Field Programmable Gate Arrays," November 6, 1998, Xilinx product description, pp. 1-76.
	XILINX, "XC4000E and XC4000X Series Field Programmable Gate Arrays," May 14, 1999, Xilinx product description, pp. 1-68.
	XILINX, "Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays," July 17, 2002, Xilinx Production Product Specification, pp. 1-118.
	XILINX, "Virtex-II and Virtex-II Pro X FPGA User Guide," March 28, 2007, Xilinx user guide, pp. 1-559.
	Zhang, et al., "Architectural Evaluation of Flexible Digital Signal Processing for Wireless Receivers, Signals, Systems and Computers," 2000; Conference Record of the Thirty-Fourth Asilomar Conference, Bd. 1, 29 October 2000, pp. 78-83.
	Zhang, et al., "A 1-V Heterogeneous Reconfigurable DSP IC for Wireless Baseband Digital Signal Processing," IEEE Journal of Solid-State Circuits, Vol. 35, No. 11, November 2000, pp. 1697-1704.
	Zhang et al., "Abstract: Low-Power Heterogeneous Reconfigurable Digital Signal Processors with Energy-Efficient Interconnect Network," U.C. Berkeley (2004), pp. 1-120.
	Zima, H. et al., "Supercompilers for parallel and vector computers" (Addison-Wesley 1991) Table of Contents, 5 pages.

EXAMINER	DATE CONSIDERED
EXAMINER: Initial if citation considered, whether or not citation is in conformance with M.P.E.P. 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.	

INFORMATION DISCLOSURE STATEMENT BY APPLICANTS

PTO-1449

JAN 12 2009

Attorney Docket No.
2885/56

Serial No.
10/009,649

Applicant(s)
Vorbach et al.

Filing Date
May 29, 2002

Group Art Unit
2192

U.S. PATENT DOCUMENTS

EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
	RE37,195	May 29, 2001	Kean			
	4,667,190	May 1987	Fant et al.			
	4,884,231	November 1980	Mor et al.			
	5,010,401	April 1991	Murakami et al.			
	5,034,914	July 1991	Osterlund			
	5,041,924	August 1991	Blackborow et al.			
	5,099,447	March 1992	Myszewski			
	5,237,686	August 1993	Asano et al.			
	5,343,406	Aug 30, 1994	Freeman et al.			
	5,550,782	Aug 27, 1996	Cliff et al.			
	5,625,836	Apr 29, 1997	Barker et al.			
	5,646,544	Jul 8, 1997	Iadanza			
	5,646,545	Jul 8, 1997	Trimberger et al.			
	5,737,565	April 1998	Mayfield			
	5,754,459	May 19, 1998	Telikepalli			
	5,781,756	Jul 14, 1998	Hung			
	5,781,756	Jul 14, 1998	Hung			
	5,815,715	September 1998	Kayhan			
	5,831,448	Nov 3, 1998	Kean			
	5,844,422	December 1, 1998	Trimberger et al.			
	5,870,620	Feb 9, 1999	Kadosumi et al.			
	5,889,533	Mar 30, 1999	Lee			
	5,933,023	Aug 3, 1999	Young			
	5,966,143	Oct 12, 1999	Breternitz, Jr.			
	5,999,990	December 1999	Sharrit et al.			
	6,020,760	February 1, 2000	Sample et al.			
	6,044,030	Mar 28, 2000	Zheng et al.			
	6,084,429	July 2000	Trimberger			
	6,137,307	October 2000	Iwanczuk et al.			
	6,154,048	November 2000	Iwanczuk et al.			
	6,154,049	Nov 28, 2000	New			
	6,157,214	December 5, 2000	Marshall			
	6,185,731	February 2001	Maeda et al.			
	6,201,406	March 2001	Iwanczuk et al.			
	6,204,687	March 2001	Schultz et al.			
	6,215,326	April 10, 2001	Jefferson et al.			
	6,252,792	June 26, 2001	Marshall et al.			
	6,262,908	July 17, 2001	Marshall et al.			

INFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449	Attorney Docket No. 2885/56	Serial No. 10/009,649
	Applicant(s) Vorbach et al.	
	Filing Date May 29, 2002	Group Art Unit 2192

EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
	6,353,841	March 5, 2002	Marshall et al.			
	6,362,650	Mar 26, 2002	New et al.			
	6,374,286	April 2002	Gee			
	6,373,779	Apr 16, 2002	Pang et al.			
	6,381,624	April 2002	Colon-Bonet et al.			
	6,427,156	Jul 30, 2002	Chapman et al.			
	6,430,309	August 2002	Pressman et al.			
	6,434,642	Aug 13, 2002	Camilleri et al.			
	6,487,709	November 2002	Keller et al.			
	6,523,107	February 18, 2003	Stansfield et al.			
	6,539,415	March 25, 2003	Mercs			
	6,542,394	April 1, 2003	Marshall et al.			
	6,553,395	April 22, 2003	Marshall et al.			
	6,567,834	May 20, 2003	Marshall et al.			
	6,631,487	October 2003	Abramovici et al.			
	6,658,564	December 2003	Smith et al.			
	6,754,805	June 2004	Yujen Juan			
	6,820,188	November 16, 2004	Stansfield et al.			
	6,829,697	December 2004	Davis et al.			
	6,847,370	January 2005	Baldwin et al.			
	6,874,108	March 2005	Abramovici et al.			
	6,977,649	December 2005	Baldwin et al.			
	7,000,161	February 2006	Allen et al.			
	7,038,952	May 2, 2006	Zack et al.			
	7,210,129	April 2007	May et al.			
	7,249,351	July 2007	Songer et al.			
	7,340,596	March 2008	Crosland et al.			
	7,350,178	March 2008	Crosland et al.			
	2001/001860	May 2001	Bieu			
	2003/062922	Apr 3, 2003	Douglass et al.			
	2005/066213	March 2005	Vorbach et al.			
	2005/0144210	Jun 30, 2005	Simkins et al.			
	2005/0144212	Jun 30, 2005	Simkins et al.			
	2005/0144215	Jun 30, 2005	Simkins et al.			
	2006/0130096	Oct 12, 2006	Thendean et al.			
	2006/0230094	Oct 12, 2006	Simkins et al.			

INFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449	Attorney Docket No. 2885/56	Serial No. 10/009,649
	Applicant(s) Vorbach et al.	
	Filing Date May 29, 2002	Group Art Unit 2192

FOREIGN PATENT DOCUMENTS

EXAMINER'S INITIALS	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
						YES	NO
	1 061 439	December 20, 2000	EPO				
	1 669 885	Jun 14, 2006	EPO			Abstract	
	WO98/010517	March 12, 1998	PCT				
	WO98/035294	August 13, 1998	PCT				
	WO00/049496	August 24, 2000	PCT				
	WO02/050665	June 27, 2002	PCT				
	WO04/053718	June 24, 2004	PCT				
	WO05/045692	May 19, 2005	PCT				
	08069447	March 12, 1996	Japan			Abstract	
	2000-201066	July 18, 2000	Japan			Abstract	
	2001-500682	January 16, 2001	Japan			Abstract	

OTHER DOCUMENTS

EXAMINER'S INITIALS	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
	Abnous et al., "Ultra-Low-Power Domain-Specific Multimedia Processors," U.C. Berkeley, 1996 IEEE, pp. 461-470.
	Albahama, O.T. et al., "On the Viability of FPGA-Based Integrated Coprocessors," Dept. of Electrical and Electronic Engineering, Imperial College of Science, London, 1999 IEEE, pp. 206-215.
	Altera, "Flex 8000 Programmable Logic Device Family," Altera Corporation product description, January 2003, pp. 1-62.
	Altera, "Flex 10K Embedded Programmable Logic Device Family," Altera Corporation product description, January 2003, pp. 1-128.
	Atmel, 5-K-50K Gates Coprocessor FPGA with Free Ram, Data Sheet, July 2006, 55 pages.
	Atmel, FPGA-based FIR Filter Application Note, September 1999, 10 pages.
	Atmel, "An Introduction to DSP Applications using the AT40K FPGA," FPGA Application Engineering, San Jose, CA, April 2004, 15 pages.
	Atmel, Configurable Logic Design & Application Book, Atmel Corporation, 1995, pp. 2-19 through 2-25.
	Atmel, Field Programmable Gate Array Configuration Guide, AT6000 Series Configuration Data Sheet, September 1999, pp. 1-20.
	Bacon, D. et al., "Compiler Transformations for High-Performance Computing," ACM Computing Surveys, 26(4):325-420 (1994)
	Bakkes, P.J., et al., "Mixing Fixed and Reconfigurable Logic for Array Processing," Dept. of Electrical and Electronic Engineering, University of Stellenbosch, South Africa, 1996 IEEE, pp. 118-125.
	Becker, J. et al., "Architecture, Memory and Interface Technology Integration of an Industrial/Academic Configurable System-on-Chip (CSoC)," IEEE Computer Society Annual Workshop on VLSI (WVLSI 2003), (February 2003)
	Becker, J., "Configurable Systems-on-Chip (CSoC)," (Invited Tutorial), Proc. of 9th Proc. of XV Brazilian Symposium on Integrated Circuit, Design (SBCCI 2002), (September 2002)
	Bratt, A., "Motorola field programmable analogue arrays, present hardware and future trends," Motorola Programmable Technology Centre, Gadbrook Business Centre, Northwich, Cheshire, 1998, The Institute of Electrical Engineers, IEE, Savoy Place, London, pp. 1-5.
	Cardoso, J.M.P. et al., "A novel algorithm combining temporal partitioning and sharing of functional units," University of Algarve, Faro, Portugal, 2001 IEEE, pp. 1-10.

INFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449	Attorney Docket No. 2885/56	Serial No. 10/009,649
	Applicant(s) Vorbach et al.	
	Filing Date May 29, 2002	Group Art Unit 2192

EXAMINER'S INITIALS	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
	Clearspeed, CSX Processor Architecture, Whitepaper, PN-1110-0702, 2007, pp. 1-15, www.clearspeed.com .
	Clearspeed, CSX Processor Architecture, Whitepaper, PN-1110-0306, 2006, pp. 1-14, www.clearspeed.com .
	Compton, K. et al., "Configurable Computing: A Survey of Systems and Software," Northwestern University, Dept. of ECE, Technical Report, 1999, (XP-002315148), 39 pages.
	Cronquist, D. et al., 'Architecture Design of Reconfigurable Pipelined Datapaths,' Department of Computer Science and Engineering, University of Washington, Seattle, WA, Proceedings of the 20 th Anniversary Conference on Advanced Research in VLSI, 1999, pp. 1-15.
	DeHon, Andre, "Reconfigurable Architectures for General-Purpose Computing," Massachusetts Institute of Technology, Technical Report AITR-1586, October 1996 (1996-10), XP002445054, Cambridge, MA, pp. 1-353.
	Diniz, P., et al., "A behavioral synthesis estimation interface for configurable computing," University of Southern California, Marina Del Rey, CA, 2001 IEEE, pp. 1-2.
	Ebeling, C. et al., "Mapping Applications to the RaPiD Configurable Architecture," Department of Computer Science and Engineering, University of Washington, Seattle, WA, <u>FPGAs for Custom Computing Machines, 1997. Proceedings., The 5th Annual IEEE Symposium</u> , Publication Date: 16-18 Apr 1997, 10 pages.
	Equator, Pixels to Packets, Enabling Multi-Format High Definition Video, Equator Technologies BSP-15 Product Brief, www.equator.com , 2001, 4 pages.
	Freescale Slide Presentation, An Introduction to Motorola's RCF (Reconfigurable Compute Fabric) Technology, Presented by Frank David, Launched by Freescale Semiconductor, Inc., 2004, 39 pages.
	Genius, D. et al., "A Case for Array Merging in Memory Hierarchies," Proceedings of the 9th International Workshop on Compilers for Parallel Computers, CPC'01 (June 2001), 10 pages.
	Hartenstein, R. et al., "A new FPGA architecture for word-oriented datapaths," Proc. FPL'94, Springer LNCS, September 1994, pp. 144-155.
	Hauck, "The Roles of FPGAs in Reprogrammable Systems," IEEE, April 1998, pp. 615-638.
	Hwang, K., "Computer Architecture and Parallel Processing," Data Flow Computers and VLSI Computations, XP-002418655, 1985 McGraw-Hill, Chapter 10, pp. 732-807.
	Inside DSP, "Ambric Discloses Massively Parallel Architecture," August 23, 2006, HTTP://insidedsp.com/tabid/64/articleType/ArticleView/articleId/155/Defa... , 2 pages.
	Intel, Intel MXP5800/MXP5400 Digital Media Processors, Architecture Overview, June 2004, Revision 2.4, pp. 1-24.
	Kaul, M., et al., "An automated temporal partitioning and loop fission approach of FPGA based reconfigurable synthesis of DSP applications," University of Cincinnati, Cincinnati, OH, ACM 1999, pp. 616-622.
	Kean, T.A., "Configurable Logic: A Dynamically Programmable Cellular Architecture and its VLSI Implementation," University of Edinburgh (Dissertation) 1988, pp. 1-286
	Kean, T., et al., "A Fast Constant Coefficient Multiplier for the XC6200," Xilinx, Inc., Lecture Notes in Computer Science, Vol. 1142, Proceedings of the 6 th International Workshop of Field-Programmable Logic, 1996, 7 pages.
	Kim et al., "A Reconfigurable Multifunction Computing Cache Architecture," IEEE Transactions on Very Large Scale Integration (VLSI) Systems Volume 9, Issue 4, Aug 2001 Page(s):509 – 523.
	Knittel, Gunter, "A PCI-compatible FPGA-Coprocessor for 2D/3D Image Processing," University of Turgingen, Germany, 1996 IEEE, pp. 136-145.
	Larsen, S. et al., "Increasing and Detecting Memory Address Congruence," Proceedings of the 2002 IEEE International Conference on Parallel Architectures and Compilation Techniques (PACT'02), pp. 1-12 (September 2002).
	Margolis, N., "An FPGA architecture for DRAM-based systolic computations," Boston University Center for Computational Science and MIT Artificial Intelligence Laboratory, IEEE 1997, pp. 2-11.
	Mei, Bingfeng, "A Coarse-Grained Reconfigurable Architecture Template and Its Compilation Techniques," Katholieke Universiteit Leuven, PhD Thesis, January 2005, IMEC vzw, Universitair Micro-Electronica Centrum, Belgium, pp. 1-195 (and Table of Contents).
	Mei, Bingfeng, et al., "Design and Optimization of Dynamically Reconfigurable Embedded Systems," IMEC vzw, 2003, Belgium, 7 pages, http://www.imec.be/reconfigurable/pdf/ICERSA_01_design.pdf .
	Miyamori, T. et al., "REMARC: Reconfigurable Multimedia Array Coprocessor," Computer Systems Laboratory, Stanford University, IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS E SERIES D, 1999; (abstract): Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.261, February 22-25, 1998, Monterey, California, United States, pp. 1-12.

INFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449	Attorney Docket No. 2885/56	Serial No. 10/009,649
	Applicant(s) Vorbach et al.	
	Filing Date May 29, 2002	Group Art Unit 2192

EXAMINER'S INITIALS	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
	Muchnick, S., "Advanced Compiler Design and Implementation" (Morgan Kaufmann 1997), Table of Contents, 11 pages
	Murphy, C., "Virtual Hardware Using Dynamic Reconfigurable Field Programmable Gate Arrays," Engineering Development Centre, Liverpool John Moores University, UK, GERI Annual Research Symposium 2005, 8 pages.
	Nageldinger, U., "Design-Space Exploration for Coarse Grained Reconfigurable Architectures," (Dissertation) Universitaet Kaiserslautern, 2000, Chapter 2, pp. 19-45.
	Olukotun, K., "The Case for a Single-Chip Microprocessor," ACM Sigplan Notices, ACM, Association for Computing Machinery, New York, Vol. 31, No. 9, September 1996 (1996-09-00) pp. 2-11.
	PACT Corporation, "The XPP Communication System," Technical Report 15 (2000), pp. 1-16.
	Parhami, B., "Parallel Counters for Signed Binary Signals," Signals, Systems and Computers, 1989, Twenty-Third Asilomar Conference, Volume 1, pp. 513-516.
	Quenot, G.M., et al., "A Reconfigurable Compute Engine for Real-Time Vision Automata Prototyping," Laboratoire Systeme de Perception, DGA/Etablissement Technique Central de l'Armement, France, 1994 IEEE, pp. 91-100.
	Saleeba, Z.M.G., "A Self-Reconfiguring Computer System," Department of Computer Science, Monash University (Dissertation) 1998, pp. 1-306.
	Schmidt, H. et al., "Behavioral synthesis for FPGA-based computing," Carnegie Mellon University, Pittsburgh, PA, 1994 IEEE, pp. 125-132.
	Singh, H. et al., "MorphoSys: An Integrated Reconfigurable System for Data-Parallel Computation-Intensive Applications," University of California, Irvine, CA. and Federal University of Rio de Janeiro, Brazil, 2000, IEEE Transactions on Computers, pp. 1-35.
	Soni, M., "VLSI Implementation of a Wormhole Run-time Reconfigurable Processor," June 2001, (Masters Thesis) Virginia Polytechnic Institute and State University, 88 pages.
	Sutton et al., "A Multiprocessor DSP System Using PADDI-2," U.C. Berkeley, 1998 ACM, pp. 62-65.
	Tsutsui, A., et al., "YARDS: FPGA/MPU Hybrid Architecture for Telecommunication Data Processing," NTT Optical Network Systems Laboratories, Japan, 1997 ACM, pp. 93-99.
	Vasell et al., "The Function Processor: A Data-Driven Processor Array for Irregular Computations," Chalmers University of Technology, Sweden, pp. 1-21
	Waingold, E., et al., "Baring it all to software: Raw machines," IEEE Computer, September 1997, at 86-93
	Weinhardt, Markus et al., "Memory Access Optimization for Reconfigurable Systems," IEEE Proceedings Computers and Digital Techniques, 48(3) (May 2001) pp. 1-16.
	Wittig, et al., "OneChip: An FPGA Processor with Reconfigurable Logic," IEEE, 1996, pp. 126-135.
	Wolfe, M. et al., "High Performance Compilers for Parallel Computing" (Addison-Wesley 1996) Table of Contents, 11 pages.
	XILINX, "XC6200 Field Programmable Gate Arrays," April 24, 1997, Xilinx product description, pp. 1-73.
	XILINX, "XC3000 Series Field Programmable Gate Arrays," November 6, 1998, Xilinx product description, pp. 1-76.
	XILINX, "XC4000E and XC4000X Series Field Programmable Gate Arrays," May 14, 1999, Xilinx product description, pp. 1-68.
	XILINX, "Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays," July 17, 2002, Xilinx Production Product Specification, pp. 1-118.
	XILINX, "Virtex-II and Virtex-II Pro X FPGA User Guide," March 28, 2007, Xilinx user guide, pp. 1-559.
	Zhang, et al., "Architectural Evaluation of Flexible Digital Signal Processing for Wireless Receivers, Signals, Systems and Computers," 2000; Conference Record of the Thirty-Fourth Asilomar Conference, Bd. 1, 29 October 2000, pp. 78-83.
	Zhang, et al., "A 1-V Heterogeneous Reconfigurable DSP IC for Wireless Baseband Digital Signal Processing," IEEE Journal of Solid-State Circuits, Vol. 35, No. 11, November 2000, pp. 1697-1704.
	Zhang et al., "Abstract: Low-Power Heterogeneous Reconfigurable Digital Signal Processors with Energy-Efficient Interconnect Network," U.C. Berkeley (2004), pp. 1-120.
	Zima, H. et al., "Supercompilers for parallel and vector computers" (Addison-Wesley 1991) Table of Contents, 5 pages.

EXAMINER	DATE CONSIDERED
EXAMINER: Initial if citation considered, whether or not citation is in conformance with M.P.E.P. 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.	

**INFORMATION DISCLOSURE
STATEMENT BY APPLICANTS
PTO-1449**

Attorney Docket No.
2885/56

Serial No.
10/009,649

Applicant(s)
Vorbach et al.

Filing Date
May 29, 2002

Group Art Unit
2192

U.S. PATENT DOCUMENTS

EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
	RE37,195	May 29, 2001	Kean			
	4,667,190	May 1987	Fant et al.			
	4,884,231	November 1980	Mor et al.			
	5,010,401	April 1991	Murakami et al.			
	5,034,914	July 1991	Osterlund			
	5,041,924	August 1991	Blackborow et al.			
	5,099,447	March 1992	Myszewski			
	5,237,686	August 1993	Asano et al.			
	5,343,406	Aug 30, 1994	Freeman et al.			
	5,550,782	Aug 27, 1996	Cliff et al.			
	5,625,836	Apr 29, 1997	Barker et al.			
	5,646,544	Jul 8, 1997	Iadanza			
	5,646,545	Jul 8, 1997	Trimberger et al.			
	5,737,565	April 1998	Mayfield			
	5,754,459	May 19, 1998	Telikepalli			
	5,781,756	Jul 14, 1998	Hung			
	5,781,756	Jul 14, 1998	Hung			
	5,815,715	September 1998	Kayhan			
	5,831,448	Nov 3, 1998	Kean			
	5,844,422	December 1, 1998	Trimberger et al.			
	5,870,620	Feb 9, 1999	Kadosumi et al.			
	5,889,533	Mar 30, 1999	Lee			
	5,933,023	Aug 3, 1999	Young			
	5,966,143	Oct 12, 1999	Breternitz, Jr.			
	5,999,990	December 1999	Sharrit et al.			
	6,020,760	February 1, 2000	Sample et al.			
	6,044,030	Mar 28, 2000	Zheng et al.			
	6,084,429	July 2000	Trimberger			
	6,137,307	October 2000	Iwanczuk et al.			
	6,154,048	November 2000	Iwanczuk et al.			
	6,154,049	Nov 28, 2000	New			
	6,157,214	December 5, 2000	Marshall			
	6,185,731	February 2001	Maeda et al.			
	6,201,406	March 2001	Iwanczuk et al.			
	6,204,687	March 2001	Schultz et al.			
	6,215,326	April 10, 2001	Jefferson et al.			
	6,252,792	June 26, 2001	Marshall et al.			
	6,262,908	July 17, 2001	Marshall et al.			

INFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449	Attorney Docket No. 2885/56	Serial No. 10/009,649
	Applicant(s) Vorbach et al.	
	Filing Date May 29, 2002	Group Art Unit 2192

EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
	6,353,841	March 5, 2002	Marshall et al.			
	6,362,650	Mar 26, 2002	New et al.			
	6,374,286	April 2002	Gee			
	6,373,779	Apr 16, 2002	Pang et al.			
	6,381,624	April 2002	Colon-Bonet et al.			
	6,427,156	Jul 30, 2002	Chapman et al.			
	6,430,309	August 2002	Pressman et al.			
	6,434,642	Aug 13, 2002	Camilleri et al.			
	6,487,709	November 2002	Keller et al.			
	6,523,107	February 18, 2003	Stansfield et al.			
	6,539,415	March 25, 2003	Mercs			
	6,542,394	April 1, 2003	Marshall et al.			
	6,553,395	April 22, 2003	Marshall et al.			
	6,567,834	May 20, 2003	Marshall et al.			
	6,631,487	October 2003	Abramovici et al.			
	6,658,564	December 2003	Smith et al.			
	6,754,805	June 2004	Yujen Juan			
	6,820,188	November 16, 2004	Stansfield et al.			
	6,829,697	December 2004	Davis et al.			
	6,847,370	January 2005	Baldwin et al.			
	6,874,108	March 2005	Abramovici et al.			
	6,977,649	December 2005	Baldwin et al.			
	7,000,161	February 2006	Allen et al.			
	7,038,952	May 2, 2006	Zack et al.			
	7,210,129	April 2007	May et al.			
	7,249,351	July 2007	Songer et al.			
	7,340,596	March 2008	Crosland et al.			
	7,350,178	March 2008	Crosland et al.			
	2001/001860	May 2001	Bieu			
	2003/062922	Apr 3, 2003	Douglass et al.			
	2005/066213	March 2005	Vorbach et al.			
	2005/0144210	Jun 30, 2005	Simkins et al.			
	2005/0144212	Jun 30, 2005	Simkins et al.			
	2005/0144215	Jun 30, 2005	Simkins et al.			
	2006/0130096	Oct 12, 2006	Thendean et al.			
	2006/0230094	Oct 12, 2006	Simkins et al.			

INFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449	Attorney Docket No. 2885/56	Serial No. 10/009,649
	Applicant(s) Vorbach et al.	
	Filing Date May 29, 2002	Group Art Unit 2192

FOREIGN PATENT DOCUMENTS

EXAMINER'S INITIALS	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
						YES	NO
	1 061 439	December 20, 2000	EPO				
	1 669 885	Jun 14, 2006	EPO			Abstract	
	WO98/010517	March 12, 1998	PCT				
	WO98/035294	August 13, 1998	PCT				
	WO00/049496	August 24, 2000	PCT				
	WO02/050665	June 27, 2002	PCT				
	WO04/053718	June 24, 2004	PCT				
	WO05/045692	May 19, 2005	PCT				
	08069447	March 12, 1996	Japan			Abstract	
	2000-201066	July 18, 2000	Japan			Abstract	
	2001-500682	January 16, 2001	Japan			Abstract	

OTHER DOCUMENTS

EXAMINER'S INITIALS	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
	Abnous et al., "Ultra-Low-Power Domain-Specific Multimedia Processors," U.C. Berkeley, 1996 IEEE, pp. 461-470.
	Albahama, O.T. et al., "On the Viability of FPGA-Based Integrated Coprocessors," Dept. of Electrical and Electronic Engineering, Imperial College of Science, London, 1999 IEEE, pp. 206-215.
	Altera, "Flex 8000 Programmable Logic Device Family," Altera Corporation product description, January 2003, pp. 1-62.
	Altera, "Flex 10K Embedded Programmable Logic Device Family," Altera Corporation product description, January 2003, pp. 1-128.
	Atmel, 5-K-50K Gates Coprocessor FPGA with Free Ram, Data Sheet, July 2006, 55 pages.
	Atmel, FPGA-based FIR Filter Application Note, September 1999, 10 pages.
	Atmel, "An Introduction to DSP Applications using the AT40K FPGA," FPGA Application Engineering, San Jose, CA, April 2004, 15 pages.
	Atmel, Configurable Logic Design & Application Book, Atmel Corporation, 1995, pp. 2-19 through 2-25.
	Atmel, Field Programmable Gate Array Configuration Guide, AT6000 Series Configuration Data Sheet, September 1999, pp. 1-20.
	Bacon, D. et al., "Compiler Transformations for High-Performance Computing," ACM Computing Surveys, 26(4):325-420 (1994)
	Bakkes, P.J., et al., "Mixing Fixed and Reconfigurable Logic for Array Processing," Dept. of Electrical and Electronic Engineering, University of Stellenbosch, South Africa, 1996 IEEE, pp. 118-125.
	Becker, J. et al., "Architecture, Memory and Interface Technology Integration of an Industrial/Academic Configurable System-on-Chip (CSoC)," IEEE Computer Society Annual Workshop on VLSI (WVLSI 2003), (February 2003)
	Becker, J., "Configurable Systems-on-Chip (CSoC)," (Invited Tutorial), Proc. of 9th Proc. of XV Brazilian Symposium on Integrated Circuit, Design (SBCCI 2002), (September 2002)
	Bratt, A., "Motorola field programmable analogue arrays, present hardware and future trends," Motorola Programmable Technology Centre, Gadbrook Business Centre, Northwich, Cheshire, 1998, The Institute of Electrical Engineers, IEE, Savoy Place, London, pp. 1-5.
	Cardoso, J.M.P. et al., "A novel algorithm combining temporal partitioning and sharing of functional units," University of Algarve, Faro, Portugal, 2001 IEEE, pp. 1-10.

INFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449	Attorney Docket No. 2885/56	Serial No. 10/009,649
	Applicant(s) Vorbach et al.	
	Filing Date May 29, 2002	Group Art Unit 2192

EXAMINER'S INITIALS	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
	Clearspeed, CSX Processor Architecture, Whitepaper, PN-1110-0702, 2007, pp. 1-15, www.clearspeed.com .
	Clearspeed, CSX Processor Architecture, Whitepaper, PN-1110-0306, 2006, pp. 1-14, www.clearspeed.com .
	Compton, K. et al., "Configurable Computing: A Survey of Systems and Software," Northwestern University, Dept. of ECE, Technical Report, 1999, (XP-002315148), 39 pages.
	Cronquist, D. et al., "Architecture Design of Reconfigurable Pipelined Datapaths," Department of Computer Science and Engineering, University of Washington, Seattle, WA, Proceedings of the 20 th Anniversary Conference on Advanced Research in VLSI, 1999, pp. 1-15.
	DeHon, Andre, "Reconfigurable Architectures for General-Purpose Computing," Massachusetts Institute of Technology, Technical Report AITR-1586, October 1996 (1996-10), XP002445054, Cambridge, MA, pp. 1-353.
	Diniz, P., et al., "A behavioral synthesis estimation interface for configurable computing," University of Southern California, Marina Del Rey, CA, 2001 IEEE, pp. 1-2.
	Ebeling, C. et al., "Mapping Applications to the RaPiD Configurable Architecture," Department of Computer Science and Engineering, University of Washington, Seattle, WA, FPGAs for Custom Computing Machines, 1997. Proceedings., The 5th Annual IEEE Symposium, Publication Date: 16-18 Apr 1997, 10 pages.
	Equator, Pixels to Packets, Enabling Multi-Format High Definition Video, Equator Technologies BSP-15 Product Brief, www.equator.com , 2001, 4 pages.
	Freescale Slide Presentation, An Introduction to Motorola's RCF (Reconfigurable Compute Fabric) Technology, Presented by Frank David, Launched by Freescale Semiconductor, Inc., 2004, 39 pages.
	Genius, D. et al., "A Case for Array Merging in Memory Hierarchies," Proceedings of the 9th International Workshop on Compilers for Parallel Computers, CPC'01 (June 2001), 10 pages.
	Hartenstein, R. et al., "A new FPGA architecture for word-oriented datapaths," Proc. FPL'94, Springer LNCS, September 1994, pp. 144-155.
	Hauck, "The Roles of FPGAs in Reprogrammable Systems," IEEE, April 1998, pp. 615-638.
	Hwang, K., "Computer Architecture and Parallel Processing," Data Flow Computers and VLSI Computations, XP-002418655, 1985 McGraw-Hill, Chapter 10, pp. 732-807.
	Inside DSP, "Ambric Discloses Massively Parallel Architecture," August 23, 2006, HTTP://insidedsp.com/tabid/64/articleType/ArticleView/articleId/155/Default.aspx , 2 pages.
	Intel, Intel MXP5800/MXP5400 Digital Media Processors, Architecture Overview, June 2004, Revision 2.4, pp. 1-24.
	Kaul, M., et al., "An automated temporal partitioning and loop fission approach of FPGA based reconfigurable synthesis of DSP applications," University of Cincinnati, Cincinnati, OH, ACM 1999, pp. 616-622.
	Kean, T.A., "Configurable Logic: A Dynamically Programmable Cellular Architecture and its VLSI Implementation," University of Edinburgh (Dissertation) 1988, pp. 1-286
	Kean, T., et al., "A Fast Constant Coefficient Multiplier for the XC6200," Xilinx, Inc., Lecture Notes in Computer Science, Vol. 1142, Proceedings of the 6 th International Workshop of Field-Programmable Logic, 1996, 7 pages.
	Kim et al., "A Reconfigurable Multifunction Computing Cache Architecture," IEEE Transactions on Very Large Scale Integration (VLSI) Systems Volume 9, Issue 4, Aug 2001 Page(s):509 – 523.
	Knittel, Gunter, "A PCI-compatible FPGA-Coprocessor for 2D/3D Image Processing," University of Turgingen, Germany, 1996 IEEE, pp. 136-145.
	Larsen, S. et al., "Increasing and Detecting Memory Address Congruence," Proceedings of the 2002 IEEE International Conference on Parallel Architectures and Compilation Techniques (PACT'02), pp. 1-12 (September 2002).
	Margolus, N., "An FPGA architecture for DRAM-based systolic computations," Boston University Center for Computational Science and MIT Artificial Intelligence Laboratory, IEEE 1997, pp. 2-11.
	Mei, Bingfeng, "A Coarse-Grained Reconfigurable Architecture Template and Its Compilation Techniques," Katholieke Universiteit Leuven, PhD Thesis, January 2005, IMEC vzw, Universitair Micro-Electronica Centrum, Belgium, pp. 1-195 (and Table of Contents).
	Mei, Bingfeng, et al., "Design and Optimization of Dynamically Reconfigurable Embedded Systems," IMEC vzw, 2003, Belgium, 7 pages, http://www.imec.be/reconfigurable/pdf/ICERSA_01_design.pdf .
	Miyamori, T. et al., "REMARC: Reconfigurable Multimedia Array Coprocessor," Computer Systems Laboratory, Stanford University, IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS E SERIES D, 1999; (abstract): Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.261, February 22-25, 1998, Monterey, California, United States, pp. 1-12.

INFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449	Attorney Docket No. 2885/56	Serial No. 10/009,649
	Applicant(s) Vorbach et al.	
	Filing Date May 29, 2002	Group Art Unit 2192

EXAMINER'S INITIALS	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
	Muchnick, S., "Advanced Compiler Design and Implementation" (Morgan Kaufmann 1997), Table of Contents, 11 pages
	Murphy, C., "Virtual Hardware Using Dynamic Reconfigurable Field Programmable Gate Arrays," Engineering Development Centre, Liverpool John Moores University, UK, GERI Annual Research Symposium 2005, 8 pages.
	Nageldinger, U., "Design-Space Exploration for Coarse Grained Reconfigurable Architectures," (Dissertation) Universitaet Kaiserslautern, 2000, Chapter 2, pp. 19-45.
	Olukotun, K., "The Case for a Single-Chip Microprocessor," ACM Sigplan Notices, ACM, Association for Computing Machinery, New York, Vol. 31, No. 9, September 1996 (1996-09-00) pp. 2-11.
	PACT Corporation, "The XPP Communication System," Technical Report 15 (2000), pp. 1-16.
	Parhami, B., "Parallel Counters for Signed Binary Signals," Signals, Systems and Computers, 1989, Twenty-Third Asilomar Conference, Volume 1, pp. 513-516.
	Quenot, G.M., et al., "A Reconfigurable Compute Engine for Real-Time Vision Automata Prototyping," Laboratoire Systeme de Perception, DGA/Etablissement Technique Central de l'Armement, France, 1994 IEEE, pp. 91-100.
	Saleeba, Z.M.G., "A Self-Reconfiguring Computer System," Department of Computer Science, Monash University (Dissertation) 1998, pp. 1-306.
	Schmidt, H. et al., "Behavioral synthesis for FPGA-based computing," Carnegie Mellon University, Pittsburgh, PA, 1994 IEEE, pp. 125-132.
	Singh, H. et al., "MorphoSys: An Integrated Reconfigurable System for Data-Parallel Computation-Intensive Applications," University of California, Irvine, CA. and Federal University of Rio de Janeiro, Brazil, 2000, IEEE Transactions on Computers, pp. 1-35.
	Soni, M., "VLSI Implementation of a Wormhole Run-time Reconfigurable Processor," June 2001, (Masters Thesis) Virginia Polytechnic Institute and State University, 88 pages.
	Sutton et al., "A Multiprocessor DSP System Using PADDI-2," U.C. Berkeley, 1998 ACM, pp. 62-65.
	Tsutsui, A., et al., "YARDS: FPGA/MPU Hybrid Architecture for Telecommunication Data Processing," NTT Optical Network Systems Laboratories, Japan, 1997 ACM, pp. 93-99.
	Vasell et al., "The Function Processor: A Data-Driven Processor Array for Irregular Computations," Chalmers University of Technology, Sweden, pp. 1-21
	Waingold, E., et al., "Baring it all to software: Raw machines," IEEE Computer, September 1997, at 86-93
	Weinhardt, Markus et al., "Memory Access Optimization for Reconfigurable Systems," IEEE Proceedings Computers and Digital Techniques, 48(3) (May 2001) pp. 1-16.
	Wittig, et al., "OneChip: An FPGA Processor with Reconfigurable Logic," IEEE, 1996, pp. 126-135.
	Wolfe, M. et al., "High Performance Compilers for Parallel Computing" (Addison-Wesley 1996) Table of Contents, 11 pages.
	XILINX, "XC6200 Field Programmable Gate Arrays," April 24, 1997, Xilinx product description, pp. 1-73.
	XILINX, "XC3000 Series Field Programmable Gate Arrays," November 6, 1998, Xilinx product description, pp. 1-76.
	XILINX, "XC4000E and XC4000X Series Field Programmable Gate Arrays," May 14, 1999, Xilinx product description, pp. 1-68.
	XILINX, "Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays," July 17, 2002, Xilinx Production Product Specification, pp. 1-118.
	XILINX, "Virtex-II and Virtex-II Pro X FPGA User Guide," March 28, 2007, Xilinx user guide, pp. 1-559.
	Zhang, et al., "Architectural Evaluation of Flexible Digital Signal Processing for Wireless Receivers, Signals, Systems and Computers," 2000; Conference Record of the Thirty-Fourth Asilomar Conference, Bd. 1, 29 October 2000, pp. 78-83.
	Zhang, et al., "A 1-V Heterogeneous Reconfigurable DSP IC for Wireless Baseband Digital Signal Processing," IEEE Journal of Solid-State Circuits, Vol. 35, No. 11, November 2000, pp. 1697-1704.
	Zhang et al., "Abstract: Low-Power Heterogeneous Reconfigurable Digital Signal Processors with Energy-Efficient Interconnect Network," U.C. Berkeley (2004), pp. 1-120.
	Zima, H. et al., "Supercompilers for parallel and vector computers" (Addison-Wesley 1991) Table of Contents, 5 pages.

EXAMINER	DATE CONSIDERED
EXAMINER: Initial if citation considered, whether or not citation is in conformance with M.P.E.P. 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.	